



US006475846B1

(12) **United States Patent**
Marotta et al.

(10) **Patent No.:** **US 6,475,846 B1**
(45) Date of Patent: **Nov. 5, 2002**

(54) **METHOD OF MAKING FLOATING-GATE
 MEMORY-CELL ARRAY WITH DIGITAL
 LOGIC TRANSISTORS**

5,225,700 A * 7/1993 Smayling et al. 437/43
 5,411,908 A * 5/1995 Santin et al. 437/43

* cited by examiner

(75) **Inventors:** **Giulio Marotta**, Contigliano; **Giovanni Santin**, S. Rufina, both of (IT);
Michael C. Smayling, Missouri City;
Misako A. Matsuoka, Plano, both of TX (US); **Satoru Fukawa**, Ibaraki-ken (JP)

Primary Examiner—Chandra Chaudhari

(74) *Attorney, Agent, or Firm*—W. James Brady; Frederick J. Telecky, Jr.

(73) **Assignee:** **Texas Instruments Incorporated**,
 Dallas, TX (US)

(*) **Notice:** Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) **Appl. No.:** **08/444,182**

(22) **Filed:** **May 18, 1995**

(51) **Int. Cl.⁷** **H01L 21/8238**

(52) **U.S. Cl.** **438/201; 438/258; 438/275**

(58) **Field of Search** 437/34, 43, 57,
 437/58, 59, 149, 150, 151, 152; 438/201,
 211, 258, 264, 275

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,047,358 A * 9/1991 Kosiak et al. 437/57

(57) **ABSTRACT**

A nonvolatile memory array is encased in a P-well, and the P-well is encased in a deep N-well, the two wells separating the memory array from the integrated circuit substrate and from the other circuitry of the integrated circuit. At the same time the deep N-well is formed for the nonvolatile memory array, deep N-wells are formed for the high-voltage P-channel transistors of the logic circuitry. At the same time the P-well is formed for the nonvolatile memory array, P-wells are formed for the low-voltage N-channel transistors. The memory array contains nonvolatile cells of the type used in ultra-violet-erasable EPROMs. During erasure, the isolated-well formation allows the source, the drain and the channel of selected cells to be driven to a positive voltage. The isolated well is also driven to a positive voltage equal to, or slightly greater than, the positive voltage applied to the source and drain, thus eliminating the field-plate breakdown-voltage problem.

10 Claims, 5 Drawing Sheets

